

# CSNS Timing System

G. Lei

Feb. 2009



## Contents of this talk

- **Breif introduction to CSNS**
- **Requirement investigation**
- **Strategy: based on event timing concept**
- **Progress**
- **Challenges**





Layout design based on the geology detection last year



Accelerator beam power front

Jie Wei






**Beam Travel**

**Length**


FE	9m
DTL	38.13m
LRBT	170.5m
RSC	238.8m
RTBT	123m

CSNS baseline layout 一期规划

Jie Wei



# Requirement investigation





## CSNS timing task (1)

- **Scheduled timing**
  - **H- source**
  - **magnet power supply,**
  - **injection bumpers and extraction kickers**
  - **beam diagnostics**
  - **Linac and RCS RF**
  - **Target and detectors**

## CSNS timing task (2)

- **Synchronized timing**
  - Triggers to LEBT /MEBT chopping should be synchronized with RCS RF phase
  - Triggers to extraction kickers should be synchronized with RCS beam


## CSNS timing task (3)

- **Synchronizing clock**
  - 1MHz clock for magnet power supply
- **RF reference distribution**
  - to linac LLRF and BI
- **Timestamp and some operating related parameters distributed through dedicated event timing links**

# Requirement for triggers

sys	device	num	delay Ch	pulse width	Max. Freq	rising time	jitter (RMS)	delay	adjust
								scope	step
PS	DTL-Q	76	76	10us	25Hz	<10ns	<100ns	<40us	100ns
	RCS-B	1	1	10us	25Hz	<10ns	<100ns	<40us	100ns
	RCS-Q	7		10us	25Hz	<10ns	<100ns	<40us	100ns
	RCS-C	72		10us	25Hz	<10ns	<100ns	<40us	100ns
RCS RF	LLRF	14	14	1us	25Hz	<10ns	<100ns	<40us	100ns
Inj. Ext.	bumper	2	2	1us	50Hz	5ns	1ns	1ms	5ns
	kicker	10	10	1us	50Hz	5ns	1ns	1ms	5ns
Target	chopper	9	9	50us	25Hz	1us	1us	<40us	100ns
linac LLRF	sys start	9	9	5us	25Hz	<10ns	<100ns	<40us	100ns
	RF GATE	9	9	200us ~ 800us	25Hz	<10ns	<100ns	<40us	100ns
	mod gate	9	9	500us ~ 1ms	25Hz	<10ns	<100ns	<40us	100ns
H- source	H <sub>2</sub> PS	3	3	300us	25Hz	<10ns	<100ns	<40us	100ns
	Arc PS	3	3	800us	25Hz	<10ns	<100ns	<40us	100ns
	Ext. PS	3	3	500us	25Hz	<10ns	<100ns	<40us	100ns
BI		333	333		25Hz	<10ns	<100ns	<40us	100ns


Strategy: adopting event timing concept




## Event timing system

Jukka


- **Functionality based on the APS timing system**
- **Redesigned for SLS → Series 100**
- **Improved performance for Diamond → Series 200**
- **Timing signals needed for synchronisation of subsystems are applied to Event Generator (EVG) or generated by EVG**
- **Timing information is converted to 8-bit event codes and distributed to Event Receivers (EVR) as optical signals**
- **Event clock rate determines timing resolution:**
  - **Minimum clock rate 50 MHz, 20 ns resolution**
  - **Maximum clock rate 125 MHz, 8 ns resolution**
- **8-bit distributed bus running in parallel and independent of timing events allows distribution of eight signals updated with the event clock rate**








# EVR



## Strategy: adopting event timing concept

- **Event Generator (EVG), Event Receiver (EVR)**
- **Multi-mode optical fiber between EVG and Fanout/EVR**
- **8 bit event codes and 8 clock**
- **Timestamp and data buffer**
- **Heartbeat monitor**
- **Interlock input to disable some outputs**
- **Fine grained adjustable output pulses and clock frequencies.**



## Progress


Design the CSNS timing system using EVG/EVR

Using experience of BEPCII timing system, but requirements different

- **Decide the event clock**
  - $324\text{MHz}/4 = 81\text{MHz}$
- Calculate the parameters for Fractional-N synthesizer
  - Work out several equations and inequalities

## Fractional Synthesiser

- A Micrel (<http://www.micrel.com>) SY87739L Protocol Transparent Fractional-N Synthesiser with a reference clock of 24 MHz is used in EVG. By correctly setting the parameters in this circuit, we can get proper frequency for CSNS timing system.



## Calculate parameters of Fractional-N synthesizer

$$f_{VCO} (\text{min}) = 540\text{MHz}, f_{VCO} (\text{max}) = 729\text{MHz}$$

$$f_{FNOUT} = \left[ P - \frac{Q_{P-1}}{Q_P + Q_{P-1}} \right] \times f_{REF}$$

$$f_{VCO} (\text{min}) < f_{REF} \times \left\{ P - \left[ \frac{Q_{P-1}}{(Q_{P-1} + Q_P)} \right] \right\} < f_{VCO} (\text{max})$$

$$540\text{MHz} \leq f_{WR0UT} = \frac{N}{M} \times f_{FNOUT} = \frac{N}{M} \times \left[ P - \frac{Q_{P-1}}{Q_{P-1} + Q_P} \right]$$

$$\times f_{REF} \leq 729\text{MHz}$$

## Calculate parameters of Fractional-N synthesizer


- $f_{\text{ref}}=24\text{MHz}$ , event clock=81MHz
- $24 * (P - Q_{p-1}/(Q_{p-1} + Q_p)) / \text{PostDivSel}=81$ ,  
 $540 < 24 * (P - Q_{p-1}/(Q_{p-1} + Q_p)) < 729$ ,
- $P=24$ ,  $Q_{p-1}=3$ ,  $Q_p=5$ ,  $\text{PostDivSel}=7$ ,  $N=M=14$
- 0000 qp qpm1 divsel 000 PostDivSel NdivSel MdivSel  
0000 00101 00011 0111 000 00111 101 101  
  
= 0x028d c1ed

## Progress (cont.)

- **Very preliminary design**
- **Prototype 1**
  - **Got official approval**
  - **Hardware ordered but not reached us**
  - **Several experiments done using BEPCII spare parts**




# 324MHz measured from EVR230, done by Guanglei Xu





# Interlock design – using UNIV-TTL-IN



## Challenges

- Interlock realization
- Synchronized timing
- Timestamp distribution by timing system to control system

# Thank you all for your attention

## Referenece (documents, discussions)

1. **China Spallation Neutron Source, Jei Wei, etc.**
2. **Front End, Ouyang Huafu, 2007/5/1**
3. **Linac LLRF, LI Jian,etc.**
4. **Injection and Extraction, Tang Jingyu, Chi Yunong, Shen Li, etc.**
5. **CSNS Beam Diagnostics, Xu Taoguang**
6. **Discussions with Wang Sheng, Zhang Jing, etc.**
7. **EPICS Collaboration Meeting, ANL, Argonne, Jukka Pietarinen, Micro-Research Finland Oy.**